Signal Integrity Analysis and Simulation Tools Include IBIS Models

Download Whitepaper
  • Author: John Olah and Sanjeev Gupta, Agilent EEsof EDA, and Carlos Chavez-Dagostino,
Signal integrity is a major concern for engineers working on high data rate designs. Effects such as crosstalk, coupling and delays in transmission lines have a big impact on signal integrity. High-speed dig-ital board designers can now use design tools that combine time-domain IC-specific I/O Buffer Information Specification (IBIS) models with accurate transmission line models to get a better understanding of the signal distortion due to coupling and delays.
Please note: By downloading a white paper, the details of your profile might be shared with the creator of the content and you may be contacted by them directly.