In this paper we present a method to separate the impact of feature size variation and material/gate etch variation in field effect transistors (FETs) manufactured in our BiFET process. The key to this separation is the realization that material and gate etch variation move the Idss (zero bias drain current) and threshold voltage (Vp) along a line determined by Idss vs. Vp 2 while feature size variations break this correlation and move the Idss/Vp perpendicular to this line. This method of separation should also be applicable to understanding HEMT devices that use a power-recess.
Stay updated with the RF & Microwave Industry.
By signing up for our newsletter you agree to our Terms of Service and acknowledge receipt of our Privacy Policy.
By creating an account with us you agree to our Terms of Service and acknowledge receipt of our Privacy Policy.
Content submitted here will be sent to our editorial team who will review and consider it for publication on the website. you will be emailed if this content is published on everything RF.
Please click on the button in the email to get access to this section.