This paper describes design trade-offs for high linearity GaAs SPDT switches suitable for operation with low control voltages. Typical applications for such devices include GSM handsets and WLAN transceivers. Parameters investigated include gate topologies, the use of drain-source bypass resistors and the use of external reference voltages. At 1.9GHz the best performing of the family of switch designs yielded a typical insertion loss of 0.58dB, isolation of 21.3dB, +36dBm 1dB compression point, +53dBm input referred 3rd order intercept point, and harmonic levels less than -80dBc.
Stay updated with the RF & Microwave Industry.
By signing up for our newsletter you agree to our Terms of Service and acknowledge receipt of our Privacy Policy.
By creating an account with us you agree to our Terms of Service and acknowledge receipt of our Privacy Policy.
Content submitted here will be sent to our editorial team who will review and consider it for publication on the website. you will be emailed if this content is published on everything RF.
Please click on the button in the email to get access to this section.